Home > News > Industry news > How is the CMOS Technology wor.....
Customer Comment
    Hot products
    Contact us
    Shenzhen Durham Technology Co.,Ltd
    Tel:0086-755-2955 3391
    Wechat: Ella10086
    Add: 201, Building 1A, Qianwan yi Road, Shenzhen and Hongkong Cooperated Economy District, Shenzhen, Guangdong, PRC
    www.nightvisionsupplier.comContact Now


    How is the CMOS Technology work?

    • Author:Durham technology
    • Release on :2018-12-14

    "CMOS" refers to both a particular style of digital circuitry design and the family of processes used to implement that circuitry on integrated circuits (chips). CMOS circuitry dissipates less power than logic families with resistive loads. Since this advantage has increased and grown more important, CMOS processes and variants have come to dominate, thus the vast majority of modern integrated circuit manufacturing is on CMOS processes.

    Complementary MOS processes were widely implemented and have fundamentally replaced NMOS and bipolar processes for nearly all digital logic applications. The CMOS technology has been used for the night vision goggles. Our night vision goggles D-088 use CMOS technology, and it is lightest and best quality than normal night vision goggles.

    The main advantage of CMOS technology over others technology is the much smaller power dissipation.

    In CMOS technology, both N-type and P-type transistors are used to design logic functions. The same signal which turns ON a transistor of one type is used to turn OFF a transistor of the other type. This characteristic allows the design of logic devices using only simple switches, without the need for a pull-up resistor.

    In CMOS logic gates a collection of n-type MOSFETs is arranged in a pull-down network between the output and the low voltage power supply rail (Vss or quite often ground). Instead of the load resistor of NMOS logic gates, CMOS logic gates have a collection of p-type MOSFETs in a pull-up network between the output and the higher-voltage rail (often named Vdd).

    Thus, if both a p-type and n-type transistor have their gates connected to the same input, the p-type MOSFET will be ON when the n-type MOSFET is OFF, and vice-versa. The networks are arranged such that one is ON and the other OFF for any input pattern as shown in the figure below.